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Abstract-Two-stage wireless power receivers, which typically 
include an AC-DC diode rectifier and a DC-DC regulator, are 
popular solutions in low-power wireless power transfer 
applications. However, the interaction between the rectifier and 
the regulator may introduce beat frequency oscillation on both the 
DC-link and output capacitors. In this paper, the cause of the beat 
frequency oscillation and its related issues are investigated with 
the corresponding design solution on alleviating the oscillation 
discussed. Theoretical and experimental results verifying the 
presence of beat frequency oscillation in the two-stage wireless 
receiver system are provided. Our study shows that the beat 
frequency oscillation can be significantly alleviated if appropriate 
design solutions are applied.  
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I. INTRODUCTION 
The two-stage wireless power receiver, comprising a passive 
diode rectifier and a DC-DC converter, is currently the most 
popular solution for low-power consumer electronic products 
with wireless power transfer (WPT) capability [1]-[3]. The 
first-stage passive diode rectifier converts the AC current into 
DC current, of which the DC-link capacitor buffers the ripples 
to provide a relatively constant DC voltage to the second stage. 
The second-stage DC-DC converter is controlled to provide a 
constant current or voltage to charge the battery load.  
Despite this solution being conceptually simple and 
effective, the potential beat frequency voltage fluctuation 
caused by the interaction between the diode rectifier and the 
post regulated DC-DC converter may adversely affect its 
performance. In practice, the operating frequency of the passive 
diode rectifier f1 and the operating frequency of the DC-DC 
converters f2 are not necessarily identical. The beat frequency 
(f1−f2 or f2−f1) components between the two can lead to a beat 
frequency voltage fluctuation on the DC-link capacitor. This 
fluctuation can be propagated to the output capacitor of the DC-
DC converter [4], contaminating the output voltage with a beat 
frequency oscillation, which may breach the output regulation 
requirement and even causing damage to the load. Moreover, in 
high power applications, having high voltage and high current 
naturally introduce more high-frequency ringing due to the 
inherent circuit parasitic components, which may further 
aggravate the output oscillation [5]. 
The phenomenon of beat frequency oscillation has been 
investigated [6], modelled [7]-[9] and analysed [10]-[12] in 
DC-DC converter systems. The frequency difference between 
DC-DC converters may amplify the side-band harmonics, 
which therefore leads to substantial voltage/current oscillations. 
However, these studies have never been reported on the 
wireless power receiver system. The high-frequency AC input 
nature of the wireless power receiver system fails to comply 
with the usual DC input assumptions adopted for modelling and 
analysing cascaded DC-DC converters. Due to its AC nature, 
the modelling and analysis of the two-stage wireless power 
receiver system is more challenging than that of those in 
cascaded DC-DC converter systems. This is because the first-
stage passive diode bridge rectifier can only provide varied and 
discontinuous current to the DC-link capacitor, which leads to 
significant voltage ripples containing rich frequency 
components. Subsequently, the modelling and analysis of the 
wireless power receiver system involves not only the DC 
component, but the beat frequency and switching-frequency 
components. 
In this work, the phenomenon of the beat frequency 
oscillation in the two-stage wireless power receiver is 
investigated. The time-domain and multi-frequency models of 
the two-stage wireless power receiver system, as well as the 
analysis of the beat frequency oscillation, are provided. In 
addition, possible solutions on alleviating the oscillation in the 
two-stage wireless power receiver system, are discussed. 
 
II. MODEL OF THE TWO-STAGE WIRELESS POWER 
RECEIVER SYSTEM 
A. Two-Stage Wireless Power Receiver System 
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 Fig. 1. Schematic diagram of a WPT system with the two-stage wireless 
receiver.  
 
Fig. 1 shows the circuit configuration of a WPT system with 
the two-stage wireless receiver. The wireless power transmitter 
comprises a full-bridge inverter (which generates a square AC 
voltage waveform with a frequency of f1) and a primary-side 
transmitter coil Lp with a series compensation capacitor Cp 
(with resonant frequency being equal to the switching 
frequency, i.e., 1/ඥ𝐶௣𝐿௣ ൌ 2𝜋𝑓ଵ  [13]). The wireless power 
receiver contains the secondary-side receiver coil Ls with a 
series compensation capacitor Cs (designed to resonate at f1, i.e. 
1/ඥ𝐶௦𝐿௦ ൌ 2𝜋𝑓ଵ [13]), a first-stage diode rectifier (D1 and D2) 
for converting AC power into an unregulated DC voltage vDC at 
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the DC-link capacitor CDC, and a second-stage buck converter 
(comprising switch S1, diode D3, output inductor L, output 
capacitor Co, and load R). The buck converter operates 
independently at switching frequency f2 and duty cycle D to 
output a regulated voltage vo to the load. In practice, the 
wireless transmission frequency and the buck converter 
frequency are typically different, i.e., f1 ≠ f2. Attributed to this 
frequency difference, a beat frequency fb (│f1−f2│) oscillation 
is introduced into the DC-link capacitor and output capacitor. 
 
B. Operating Principle and Time-Domain Model  
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 Fig. 2. Equivalent circuit model of the two-stage wireless power receiver. 
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 Fig. 3. Key waveforms of the two-stage wireless power receiver (where 1.1f2 = 
f1) with the beat frequency oscillation. 
 
Fig. 2 shows the equivalent circuit model of the two-stage 
wireless power receiver. Fig. 3 shows the key waveforms of the 
system with beat frequency oscillation in the case where 1.1f2 = 
f1. Using series-series compensation, the wireless power 
receiver coil Ls introduces a sinusoidal current iLs(t) with the 
frequency of f1 to the diode bridge rectifier, i.e., 
𝑖௅௦ሺ𝑡ሻ ൌ 𝐼௅௦ sinሺ2𝜋𝑓ଵ𝑡ሻ, (1) where ILs is the amplitude of the sinusoidal current iLs(t).  
    Here, the diode rectifier has two operating modes. When 
iLs(t)>0, the current flows to the DC-link capacitor CDC via 
diode D2. When iLs(t)<0, the current flows through the 
freewheeling diode D1, disconnecting the inductor from CDC. 
Subsequently, the rectified current ir(t) may be expressed as  
𝑖௥ሺ𝑡ሻ ൌ (2) 
⎩⎪
⎨
⎪⎧𝐼௅௦ 𝑠𝑖𝑛ሺ2𝜋𝑓ଵ𝑡ሻ, 𝑖𝑓 
𝑛
𝑓ଵ ൏ 𝑡 ൑
𝑛 ൅ 0.5
𝑓ଵ , 𝑛 ∈ ℤ
0, 𝑖𝑓 𝑛 ൅ 0.5𝑓ଵ ൏ 𝑡 ൑
𝑛 ൅ 1
𝑓ଵ , 𝑛 ∈ ℤ
 
Following the passive rectifier stage is the buck converter, 
which operates at switching frequency f2. Its switching signal 
ssw(t) is given as 
𝑠௦௪ሺ𝑡ሻ ൌ
⎩
⎨
⎧ 1, 𝑖𝑓 𝑛𝑓ଶ ൏ 𝑡 ൑
𝑛 ൅ 𝐷
𝑓ଶ , 𝑛 ∈ ℤ
0, 𝑖𝑓 𝑛 ൅ 𝐷𝑓ଶ ൏ 𝑡 ൑
𝑛 ൅ 1
𝑓ଶ , 𝑛 ∈ ℤ
 (3) 
The DC-link capacitor CDC buffers the difference between 
the rectified current ir(t) of the passive diode rectifier and the 
discontinuous current ib(t) of the buck converter, as well as 
maintains a relatively constant DC voltage vDC(t). The 
differential equation of the DC-link capacitor voltage vDC(t) is 
expressed as 
𝐶஽஼ 𝜕𝑣஽஼ሺ𝑡ሻ𝜕𝑡 ൌ 𝑖௥ሺ𝑡ሻ െ 𝑖௕ሺ𝑡ሻ ൌ 𝑖௥ሺ𝑡ሻ െ 𝑠௦௪ሺ𝑡ሻ𝑖௅ሺ𝑡ሻ (4) Attributing to the beat frequency between the passive rectifier 
and buck converter, a beat frequency (fb) oscillation is observed 
on vc(t), as shown in Fig. 3.  
The inductor current iL(t) of the buck converter is governed 
by the differential equation  
𝐿 𝜕𝑖௅ሺ𝑡ሻ𝜕𝑡 ൌ 𝑠௦௪ሺ𝑡ሻ𝑣஽஼ሺ𝑡ሻ െ 𝑣௢ሺ𝑡ሻ (5) The switching function sw(t) modulates vDC(t) and propagates 
its DC component, switching frequency component at f2, and 
the beat frequency component at fb, to the inductor current iL(t). 
Consequently, as shown in Fig. 3, iL(t) contains not only the DC 
and switching frequency component at f2, but also the beat 
frequency current fluctuation. 
The output capacitor Co buffers the switching ripples (at the 
frequency of f2) of iL(t) and bypass the DC and beat frequency 
component to the load resistor R. The differential equation of 
the output voltage vo(t) is written as 
𝐶௢ 𝜕𝑣௢ሺ𝑡ሻ𝜕𝑡 ൌ 𝑖௅ሺ𝑡ሻ െ
𝑣௢ሺ𝑡ሻ
𝑅  (6) Eq. (6) reflects that Co and R behave as an RC low-pass filter. 
However, the beat frequency components may bypass this filter 
and propagate to the output voltage. Consequently, vo(t) 
contains not only high frequency switching ripples (at f1), but 
the beat frequency oscillation. However, it is difficult to directly 
obtain the required multi-frequency (fb, f1, and f2) components 
from the time-domain model (Eq. (1)-(6)). 
C. Multi-Frequency Model 
The existing modelling methods reported in [14] and [15] 
lack frequency resolution to holistically observe the multi-
frequency (DC, fb, f1, and f2) components. Consequently, to 
enhance the frequency resolution in multi-frequency modelling, 
the fundamental frequency fbase in the multi-frequency model is 
defined as the greatest common divisor of f1 and f2, i.e., 
f1=M1fbase, and f2=M2fbase, where M1 and M2 are positive integers. 
The beat frequency fb is therefore represented as 
fb=│M1−M2│fbase. Subsequently, the multi-frequency 
components (DC, fb, f1, and f2) are represented by the harmonic 
components of fbase. 
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The conversion from the time-domain model to the multi-
frequency model contains three categories: 1. Fourier 
coefficients decomposition of iLs(t), and ir(t), vDC(t), iL(t) and 
vo(t); 2. Multi-frequency-domain convolution of the 
multiplication terms Ssw(t)iL(t) and Ssw(t)vDC(t); 3. Multi-
frequency-domain differentiation of the differentiation terms 
𝐶஽஼ డ௩ವ಴ሺ௧ሻడ௧ ,  𝐿
డ௜ಽሺ௧ሻ
డ௧ , and 𝐶௢
డ௩೚ሺ௧ሻ
డ௧ . 
1: Fourier coefficients decomposition. Without loss of 
generality, f1 is assumed to be greater than f2, i.e., M1>M2 (note 
that the derivation process and model presented as follows are 
valid for the cases of f1 < f2). The beat frequency fb is therefore 
represented as fb=(M1−M2)fbase. Taking fbase as the fundamental 
frequency, the Fourier expansion of the time-domain variables 
of iLs(t) and ir(t) can be written as 
𝑖௅௦ሺ𝑡ሻ ൎ ෍ 𝐼௅௦ಬೖಭ𝑒௜ଶగ௞௙್ೌೞ೐௧
ଶெభ
௞ୀିଶெభ
ൌ 𝑬𝑰𝑳𝒔 (7) 
𝑖௥ሺ𝑡ሻ ൎ ෍ 𝐼௥ழ௞வ𝑒௜ଶగ௞௙್ೌೞ೐௧
ଶெభ
௞ୀିଶெభ
ൌ 𝑬𝑰𝒓 (8) 
of which the Fourier basis E is 
 
𝑬 ൌ 
ሾ𝑒௜ସெభగ௙್ೌೞ೐௧, … , 𝑒௜ସగ௙್ೌೞ೐௧, 𝑒௜ଶగ௙್ೌೞ೐௧, 1, 𝑒ି௜ଶగ௙್ೌೞ೐௧, 𝑒ି௜ସగ௙್ೌೞ೐௧, … , 𝑒ି௜ସெభగ௙್ೌೞ೐௧ሿ 
(9) 
and the corresponding Fourier coefficients ILs and Ir are  
 
𝑰𝑳𝒔 ൌ ሾ𝐼௅௦ಬమಾభಭ, … , 𝐼௅௦ಬమಭ, 𝐼௅௦ಬభಭ, 𝐼௅௦ಬబಭ, 𝐼௅௦ಬషభಭ, 𝐼௅௦ಬషమಭ, … , 𝐼௅௦ಬషమಾభಭሿ் (10) 
 
𝑰𝒓 ൌ ሾ𝐼௥ಬమಾభಭ, … , 𝐼௥ಬమಭ, 𝐼௥ಬభಭ, 𝐼௥ಬబಭ, 𝐼௥ಬషభಭ, 𝐼௥ಬషమಭ, … , 𝐼௥ಬషమಾభಭሿ்        (11) Since the time-domain expression of iLs(t) and ir(t) are explicit, 
the elements of ILs and Ir are known variables that can be 
obtained directly via Fourier transform, i.e.,  
 
𝐼௅௦ಬೖಭ ൌ ൝
െ𝑖0.5𝐼𝐿𝑠,  𝑖𝑓 𝑘 ൌ 𝑀1
𝑖0.5𝐼𝐿𝑠,  𝑖𝑓 𝑘 ൌ െ𝑀1
0 𝑒𝑙𝑠𝑒
 (12) 
𝐼௥ಬೖಭ ൌ
⎩⎪
⎨
⎪⎧
𝐼𝐿𝑠/𝜋, 𝑖𝑓 𝑘 ൌ 0
െ𝑖0.25𝐼𝐿𝑠,  𝑖𝑓 𝑘 ൌ 𝑀1
𝑖0.25𝐼𝐿𝑠,  𝑖𝑓 𝑘 ൌ െ𝑀1
െ𝐼𝐿𝑠/3𝜋 𝑖𝑓 𝑘 ൌ 2𝑀1
െ𝐼𝐿𝑠/3𝜋 𝑖𝑓 𝑘 ൌ െ2𝑀1
0 𝑒𝑙𝑠𝑒
 (13) 
Similarly, for vDC(t), iL(t) and vo(t), which are unknown 
variables, they can be expressed as 
 
𝑣஽஼ሺ𝑡ሻ ൎ ෍ 𝑣஽஼ழ௞வ𝑒௜ଶగ௞௙್ೌೞ೐௧ ൌ 𝑬𝑽𝑫𝑪
ଶெభ
௞ୀିଶெభ
 (14) 
𝑖௅ሺ𝑡ሻ ൎ ෍ 𝐼௅ழ௞வ𝑒௜ଶగ௞௙್ೌೞ೐௧ ൌ 𝑬𝑰𝑳
ଶெభ
௞ୀିଶெభ
 (15) 
𝑣௢ሺ𝑡ሻ ൎ ෍ 𝑣௢ಬೖಭ𝑒௜ଶగ௞௙್ೌೞ೐௧ ൌ 𝑬𝑽𝒐
ଶெభ
௞ୀିଶெభ
 (16) 
where 
𝑽𝑫𝑪 ൌ 
ሾ𝑉஽஼ಬమಾభಭ, … , 𝑉஽஼ಬమಭ, 𝑉஽஼ಬభಭ, 𝑉஽஼ಬబಭ, 𝑉஽஼ಬషభಭ, 𝑉஽஼ಬషమಭ, … , 𝑉஽஼ಬషమಾభಭሿ் (17) 
 
𝑰𝑳 ൌ ሾ𝐼௅ಬమಾభಭ, … , 𝐼௅ಬమಭ, 𝐼௅ಬభಭ, 𝐼௅ಬబಭ, 𝐼௅ಬషభಭ, 𝐼௅ಬషమಭ, … , 𝐼௅ಬషమಾభಭሿ்      (18) and 
𝑽𝒐 ൌ ሾ𝑉௢ಬమಾభಭ, … , 𝑉௢ಬమಭ, 𝑉௢ಬభಭ, 𝑉௢ಬబಭ, 𝑉௢ಬషభಭ, 𝑉௢ಬషమಭ, … , 𝑉௢ಬషమಾభಭሿ்  (19) 
 
2: Multi-frequency-domain convolution. The switching function 
ssw(t) can be expanded as 
𝑠௦௪ሺ𝑡ሻ ൎ ෍ 𝑠௦௪ಬೖಭ𝑒௜ଶగ௞௙್ೌೞ೐௧
ସெభ
௞ୀିସெభ
 (20) 
in which the Fourier coefficients of ssw(t) are  
𝑠௦௪ಬೖಭ ൌ
⎩⎪
⎨
⎪⎧
𝐷,  𝑖𝑓 𝑘 ൌ 0
𝑀2
2𝑘𝜋𝑖 ൬1 െ 𝑒
െ𝑖2 𝑘𝑀2𝜋𝐷൰ ,  𝑖𝑓 𝑘 ൌ 𝑀2, 2𝑀2, 3𝑀2 …
െ 𝑀22𝑘𝜋𝑖 ൬1 െ 𝑒
𝑖2 𝑘𝑀2𝜋𝐷൰ ,  𝑖𝑓 𝑘 ൌ 𝑀2, െ2𝑀2, െ3𝑀2 …
0,  𝑒𝑙𝑠𝑒
 
(21) 
By substituting (15) and (20) into the multiplication term in (4), 
the multiplications term 𝑠௦௪ሺ𝑡ሻ𝑖௅ሺ𝑡ሻ is simplified as  
𝑠௦௪ሺ𝑡ሻ𝑖௅ሺ𝑡ሻ 
ൌ ቌ ෍ 𝑠𝑠𝑤൏𝑘൐𝑒𝑖2𝜋𝑘𝑓𝑏𝑎𝑠𝑒𝑡
4𝑀1
𝑘ൌെ4𝑀1
ቍ ൈ ቌ ෍ 𝐼𝐿൏𝑘൐𝑒𝑖2𝜋𝑘𝑓𝑏𝑎𝑠𝑒𝑡
2𝑀1
𝑘ൌെ2𝑀1
ቍ 
ൌ ෍ ቎ቌ ෍ 𝑠𝑠𝑤൏n൐𝐼𝐿൏𝑘െ𝑛൐
2𝑀1൅𝑘
𝑛ൌ𝑘െ2𝑀1
ቍ 𝑒𝑖2𝜋𝑘𝑓𝑏𝑎𝑠𝑒𝑡቏
2𝑀1
𝑘ൌെ2𝑀1
 
(22) 
Equations (17) can be rearranged as 
 
𝑠௦௪ሺ𝑡ሻ𝑖௅ሺ𝑡ሻ ൌ 𝑬𝑺𝒔𝒘𝑰𝑳 (23)  
where the (4M1+1)×(4M1+1) convolution matrix of Ssw is  
 
𝑺𝒔𝒘 ൌ 
⎣
⎢⎢
⎢⎢
⎢⎢
⎡ 𝑠௦௪ಬబಭ 𝑠௦௪ಬభಭ ⋯ ⋯ ⋯ ⋯ 𝑠௦௪ಬరಾభಭ𝑠௦௪ಬషభಭ 𝑠௦௪ಬబಭ ⋯ ⋯ ⋯ ⋯ 𝑠௦௪ಬరಾభషభಭ⋮ ⋮ ⋱ ⋮ ⋮ ⋮ ⋮
⋮ ⋯ 𝑠௦௪ಬషభಭ 𝑠௦௪ಬబಭ 𝑠௦௪ಬభಭ ⋯ ⋮⋮ ⋮ ⋮ ⋮ ⋱ ⋮ ⋮
𝑠௦௪ಬషరಾభశభಭ ⋯ ⋯ ⋯ ⋯ 𝑠௦௪ಬబಭ 𝑠௦௪ಬభಭ𝑠௦௪ಬషరಾభಭ ⋯ ⋯ ⋯ ⋯ 𝑠௦௪ಬషభಭ 𝑠௦௪ಬబಭ ⎦
⎥⎥
⎥⎥
⎥⎥
⎤
 
(24) 
 
Similarly, by substituting (14) and (20) into the 
multiplication term in (5), the multiplications term 
𝑠௦௪ሺ𝑡ሻ𝑣஽஼ሺ𝑡ሻ  is expressed as by involving the convolution matrix of Ssw 
 
𝑠௦௪ሺ𝑡ሻ𝑣஽஼ሺ𝑡ሻ ൌ 𝑬𝑺𝒔𝒘𝑽𝑫𝑪 (25)  
Consequently, the matrix of Ssw can be used to represent the 
convolution between different Fourier coefficients. 
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3: Multi-frequency-domain differentiation. By substituting the 
Fourier expansion of vDC(t) in (14) into the left-hand-side 
differential term in (4), we have 
𝐶஽஼ 𝜕𝑣஽஼ሺ𝑡ሻ𝜕𝑡  
ൌ 𝐶஽஼ ෍ ቆ𝜕𝑣𝐷𝐶൏𝑘൐𝜕𝑡 𝑒
𝑖2𝜋𝑘𝑓𝑏𝑎𝑠𝑒𝑡 ൅ 𝑣𝐷𝐶൏𝑘൐
𝜕𝑒𝑖2𝜋𝑘𝑓𝑏𝑎𝑠𝑒𝑡
𝜕𝑡 ቇ
2𝑀1
𝑘ൌെ2𝑀1
 
ൌ 𝐶𝐷𝐶 ෍ ቆ𝜕𝑣஽஼ழ௞வ𝜕𝑡 ൅ 𝑖2𝜋𝑘𝑓௕௔௦௘𝑣஽஼ழ௞வቇ 𝑒௜ଶగ௞௙್ೌೞ೐௧
ଶெభ
௞ୀିଶெభ
 
ൌ 𝑬𝐶஽஼ሺ𝜕𝑽𝑫𝑪𝜕𝑡 ൅ 𝛀𝑽𝑫𝑪ሻ (26) 
where the diagonal matrix 𝛀 is 
𝛀 ൌ 
Diag[𝑖4𝑀ଵ𝜋𝑓௕௔௦௘, ⋯, 𝑖2𝜋𝑓௕௔௦௘, 0, െ𝑖2𝜋𝑓௕௔௦௘, ⋯, െ𝑖4𝑀ଵ𝜋𝑓௕௔௦௘] (27) 
Similarly, by including the diagonal matrix 𝛀,  the 
differentiation of iL(t) (see Eq. (5)) and vo(t) (see Eq. (6)) can be 
rewritten as  
𝐿 𝜕𝑖௅ሺ𝑡ሻ𝜕𝑡 ൌ 𝑬𝐿ሺ
𝜕𝑰𝑳
𝜕𝑡 ൅ 𝛀𝑰𝑳ሻ (28) 
𝐶௢ 𝜕𝑣௢ሺ𝑡ሻ𝜕𝑡 ൌ 𝑬𝐶𝑜ሺ
𝜕𝑽𝒐
𝜕𝑡 ൅ 𝛀𝑽𝒐ሻ (29) Table I shows the state and manipulated variables of the 
system on the time-domain and multi-frequency-domain 
models. The first category of the table is the Fourier coefficients 
decomposition of iLs(t), and ir(t), vDC(t), iL(t) and vo(t). The 
second category is the multi-frequency-domain convolution of 
the multiplication terms Ssw(t)iL(t) and Ssw(t)vDC(t). The third 
category is the multi-frequency-domain differentiation of the 
differentiation terms 𝐶஽஼ డ௩ವ಴ሺ௧ሻడ௧ ,  𝐿
డ௜ಽሺ௧ሻ
డ௧ , and 𝐶௢
డ௩೚ሺ௧ሻ
డ௧ .  
TABLE I. 
STATE AND MANIPULATED VARIABLES OF THE SYSTEM IN THE TIME-DOMAIN 
AND MULTI-FREQUENCY-DOMAIN MODELS 
 
Categories Time-domain variables 
Multi-frequency-
domain variables 
Fourier coefficients 
decomposition 
iLs(t) ILs 
ir(t) Ir 
iL(t) IL 
vDC(t) VDC 
vo(t) Vo 
Multi-frequency-
domain convolution  
ssw(t)iL(t) 
ssw(t)vDC(t) 
SswIL 
SswVDC 
Multi-frequency-
domain 
differentiation 
𝐶஽஼ 𝜕𝑣஽஼ሺ𝑡ሻ𝜕𝑡  𝐶஽஼ሺ
𝜕𝑽𝑫𝑪
𝜕𝑡 ൅ 𝛀𝑽𝑫𝑪ሻ 
𝐿 𝜕𝑖௅ሺ𝑡ሻ𝜕𝑡  𝐿ሺ
𝜕𝑰𝑳
𝜕𝑡 ൅ 𝛀𝑰𝑳ሻ 
𝐶௢ 𝜕𝑣௢
ሺ𝑡ሻ
𝜕𝑡  𝐶௢ሺ
𝜕𝑽𝒐
𝜕𝑡 ൅ 𝛀𝑽𝒐ሻ 
 
4: Development of multi-frequency model. By adopting the 
variables stated in Table I, the time-domain model (Eq. (4)-(6)) 
can be converted to the multi-frequency model, given as 
⎩
⎪
⎨
⎪
⎧𝐶஽஼ ൬𝜕𝑽𝑫𝑪𝜕𝑡 ൅ 𝛀𝑽𝑫𝑪൰ ൌ 𝑰𝒓 െ 𝑺𝒔𝒘𝑰𝑳
𝐿 ൬𝜕𝑰𝑳𝜕𝑡 ൅ 𝛀𝑰𝑳൰ ൌ 𝑺𝒔𝒘𝑽𝑫𝑪 െ 𝑽𝒐
𝐶௢ ൬𝜕𝑽𝒐𝜕𝑡 ൅ 𝛀𝑽𝒐൰ ൌ 𝑰𝑳 െ
𝑽𝒐
𝑅
 
=> 
቎
𝑽𝑫𝑪ሶ
𝑰𝑳ሶ
𝑽𝒐ሶ
቏ ൌ 
⎣
⎢⎢
⎢⎢
⎢
⎡ െ𝛀 െ 𝑺𝒔𝒘𝐶஽஼ 𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝑺𝒔𝒘
𝐿 െ𝛀 െ
𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝐿
𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝐶௢ െ𝛀 െ
𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝑅𝐶௢ ⎦
⎥⎥
⎥⎥
⎥
⎤
൥
𝑽𝑫𝑪𝑰𝑳𝑽𝒐
൩ ൅
⎣⎢
⎢⎢
⎡ 𝑰𝒓𝐶஽஼𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈ𝟏𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈ𝟏⎦
⎥⎥
⎥⎤ 
(30) 
where 𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ is a (4M1+1)×(4M1+1) identity matrix, 𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ  is a (4M1+1)×(4M1+1) zero matrix, and 𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈ𝟏 is a (4M1+1)×1 zero vector. In steady state, the left-hand-side differential terms of (30) 
become zero. Thus, the steady-state results of the multi-
frequency model can be written as 
቎
𝑽𝑫𝑪_𝒔𝒔
𝑰𝑳_𝒔𝒔
𝑽𝒐_𝒔𝒔
቏ ൌ 
െ
⎣
⎢⎢
⎢⎢
⎢
⎡ െ𝛀 െ 𝑺𝒔𝒘𝐶஽஼ 𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ𝑺𝒔𝒘
𝐿 െ𝛀 െ
𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝐿
𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝐶௢ െ𝛀 െ
𝕀ሺ𝟒𝑴𝟏ା𝟏ሻൈሺ𝟒𝑴𝟏ା𝟏ሻ
𝑅𝐶௢ ⎦
⎥⎥
⎥⎥
⎥
⎤
ି𝟏
⎣⎢
⎢⎢
⎡ 𝑰𝒓𝐶஽஼
𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈ𝟏𝟎ሺ𝟒𝑴𝟏ା𝟏ሻൈ𝟏⎦
⎥⎥
⎥⎤ 
(31) 
The solutions obtained from (31) are the Fourier coefficients 
of vDC(t), iL(t), and vo(t) at steady-state operation conditions, 
which can be used for the beat frequency component analysis.    
To verify the accuracy of the multi-frequency model, circuit 
simulation carried out using PSIM V12.0.3 and the analytical 
results obtained from (31) are plotted together as shown in Fig. 
4−6 for comparison. The parameters of two-stage wireless 
power receiver system are: f1=200 kHz, f2=185 kHz, fb=15 kHz, 
ILs = 1.4 A, CDC= 1 µF, L=33 µH, Co=50 µF, and R=6 Ω. 
As illustrated in Fig. 4(a), (b) and (c), the analytical and 
simulation time-domain waveforms of vDC(t), as well as their 
corresponding frequency spectrums, are in close agreement. As 
expected, a beat frequency component (at 15 kHz) is present 
and its amplitude is higher than those at 185 kHz (f1) and 200 
kHz (f2). 
Fig. 5(a), (b) and (c) shows that the theoretical model of iL(t) 
matches the simulation results. The amplitude of the beat 
frequency component of iL(t) at 15 kHz is much higher than that 
at 185 kHz (i.e., switching frequency). 
Fig. 6(a), (b) and (c) shows that theoretical model of vo(t) is 
in close agreement with the simulation results. It shows that the 
amplitude of the beat frequency component of vo(t) at 15 kHz 
(fb) is much higher than that at 200 kHz. The results given in 
Fig. 4–6 indicate that the multi-frequency model can accurately 
describe the multi-frequency components (DC, fb, f1 and f2). 
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Fig. 4. Simulation and analytical results of vDC(t). 
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Fig. 5. Simulation and analytical results of iL(t). 
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Fig. 6. Simulation and analytical results of vo(t). 
 
4. Small-Signal Model and Feedback Control 
The small signal of the system is obtained by linearizing the 
state-space model Eq. (30), which is written as 
቎
∆𝑽𝑫𝑪ሶ
∆𝑰𝑳ሶ
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(32) 
Fig. 8 shows the simulation data and analytical results of the 
small-signal response of the DC output voltage ∆Vo<0> to the 
duty cycle ∆d, where the parameters of the two-stage system 
remain unchanged. The simulation result and analytical results 
are quite close, which validates the accuracy of the small-signal 
model. 
 Fig. 8. Bode plots of small-signal response of ∆Vo<0> to ∆d. 
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 Fig. 9. Overview of the feedback control scheme 
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To regulate the output voltage, the feedback control scheme 
(see Fig. 9) is used, where the transfer function of the type II 
compensator Gc(s) and beat frequency compensator Gb(s) are  
𝐺௖ሺ𝑠ሻ ൌ 𝑘௖
1 ൅ 𝑠2𝜋𝑓௭
𝑠 ൬1 ൅ 𝑠2𝜋𝑓௣൰
 
𝐺௕ሺ𝑠ሻ ൌ 𝑘௕ 𝑠𝑠ଶ ൅ ሺ2𝜋𝑓௕ሻଶ 
(33) 
The type II compensator is used to minimize the output 
voltage regulation error, and the beat frequency compensator is 
used to suppress the beat frequency oscillation [16]. To avoid 
interference of the beat frequency oscillation, the pole fp of Gc(s) 
is designed to be lower than the beat frequency fb. i.e., fp<fb. 
The gain kc and the zero fz are designed based on the Bode plots 
of the system [17]. The centre frequency of Gb(s) is located at 
the beat frequency fb such that the beat frequency oscillation at 
the output voltage can be significantly suppressed [16].  
By combining the small-signal model Eq. (32) and the 
transfer function of the compensators Eq. (33), the closed-loop 
transfer function is obtained. Fig. 10 shows the Bode plots of 
the open-loop and closed-loop response of the rectifier, where 
the parameters of the compensators are kc=138.2, fz=100 Hz, 
fp=10 kHz, kb=700. The closed-loop response presents a loop 
gain of 47 dB at 1 Hz and 45 dB at 15 kHz, a crossover 
frequency of 1000 Hz, and phase margin of 96°. The high gain 
at 1 Hz suggests a low DC regulation error, while the high gain 
at 15 kHz indicates that beat frequency (15 kHz) oscillation is 
highly suppressed. 
 
 Fig. 10. Bode plots of open loop and closed loop response of the rectifier. 
 
III. BEAT FREQUENCY OSCILLATION ANALYSIS AND DESIGN 
SOLUTIONS 
A. Beat Frequency Oscillation on the DC-Link and Output 
Capacitor 
By simplifying Eq. (31), the beat frequency component on 
the DC-link capacitor VDC<M1-M2> and the output capacitor Vo<M1-
M2> can be derived as 
𝑉஽஼ழெభିெమவ ൌ
𝑁𝑢𝑚௏஽஼
𝐷𝑒𝑛  (34) 
𝑉௢ழெభିெమவ ൌ
𝑁𝑢𝑚௏௢
𝐷𝑒𝑛  (35) where 
𝑁𝑢𝑚௏஽஼ ൌ 𝐷 𝐼Ls e
గ ஽ ଶi ሺ1 ൅ 𝜋 𝐶௢ 𝑅 𝑓௕ 2iሻ ሺeగ ஽ ଶi െ 1ሻ i
4 𝐶DC   (36) 
𝑁𝑢𝑚௏௢ ൌ π 𝐼Ls 𝑅 𝑓௕ e஠ ஽ ଶi ሺe஠ ஽ ଶi െ 1ሻ (37) 
𝐷𝑒𝑛 ൌ 
𝑓௕ െ 2 𝑓௕ eగ ஽ ଶi ൅ 𝑓௕ eగ ஽ ସi ൅ 𝜋 𝐶௢ 𝑅 𝑓௕ଶ 2i െ 4 𝐷ଶ 𝑓ଵ 𝜋ଶ eగ ஽ ଶi
െ 𝜋 𝐶௢ 𝑅 𝑓௕ଶ eగ ஽ ଶi 4i ൅ 𝜋 𝐶௢ 𝑅 𝑓௕ଶ eగ ஽ ସi 2i
൅ 16 𝐶DC 𝐿 𝑓ଵ 𝑓௕ଶ 𝜋ସ eగ ஽ ଶiെ 𝐶DC 𝑅 𝑓ଵ 𝑓௕ 𝜋ଷ eగ ஽ ଶi 8iെ 𝐶௢ 𝐷ଶ 𝑅 𝑓ଵ 𝑓௕ 𝜋ଷ eగ ஽ ଶi 8i
൅ 𝐶DC 𝐶௢ 𝐿 𝑅 𝑓ଵ 𝑓௕ଷ 𝜋ହ eగ ஽ ଶi 32i (38) 
Since the beat frequency components VDC<M1-M2> and Vo<M1-M2> 
share the same denominator, the roots of the denominator Den 
will lead to a significant beat frequency oscillation. As a result, 
the critical frequency fcr is obtained as 
𝑓௖௥ ൌ 𝑟𝑜𝑜𝑡ሺ𝐷𝑒𝑛ሻ (39) 
 
B. Analysis of the Voltage Oscillation on the DC-link Capacitor  
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Fig. 11. Plots of the normalized beat frequency oscillation VDC<M1-M2> versus 
beat frequency at different CDC and Co. 
 
Fig. 11 shows the plots of the beat frequency component on 
the DC-link capacitor versus the beat frequency fb at the DC-
link capacitor CDC and output capacitor Co. Fig. 11(a) shows 
that the beat frequency oscillation is reduced as Co increases if 
fb is higher than the critical frequency. Fig. 11(b) shows that the 
normalized oscillation has a slight reduction as Co increases, if 
fb is higher than the critical frequency. These results suggest that 
the use of a large reactive component and increase fb, such as a 
large DC-link capacitor and large frequency difference, can 
effectively limit the beat frequency oscillation of vDC(t).  
 
C. Analysis of the Voltage Oscillation on the Output Capacitor 
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Fig. 12. Plots of the normalized beat frequency oscillation 𝜇஼௢ழெభିெమவ versus beat frequency at different CDC and Co. 
 
Similarly, Fig. 12 shows the plots of the normalized 
oscillation at beat frequency 𝜇஼௢ழெభିெమவ on DC-link capacitor versus beat frequency fb at different values of CDC and Co. The 
figure shows that the oscillation is decreased as CDC or Co 
increases, as long as fb is sufficiently high.  
Additionally, both Fig. 11 and 12 also show that as CDC or Co 
increases, the critical frequency is reduced. Therefore, it is 
recommended to use large reactive components as well as to 
broaden the frequency difference in between them to at least 5 
times. 
 
C. Possible Design Solutions 
One possible method of alleviating the beat frequency 
oscillation is to use very large reactive components, e.g., large 
CDC and Co. This is achievable by using capacitor values of  
𝐶஽஼ ൐ max ቊ 𝐼௅௦2𝑥஽஼𝑉஽஼ಬబಭ𝜋𝑓1
, 𝐷2𝑥஽஼𝑅𝑓2
ቋ (40) 
𝐶௢ ൐ 14𝜋ଶ𝑓𝑏2𝐿 (41) where xDC is represents the percentage of amplitude of the beat 
frequency oscillation to its DC value. The derivation is shown 
in the appendix. However, this comes at the expense of lower 
power density and higher cost.  
A second possible method is to increase the frequency 
difference between f1 and f2, such that f1 >> f2 or f1 << f2 to avoid 
the critical frequency. By increasing fb, the beat frequency 
component is shifted to high frequency such that the beat 
frequency component can be more effectively absorbed by the 
capacitors. By considering the distribution of the critical 
frequency, f1 and f2 can be chosen as 
 
𝑓ଵ ൐ 5𝑓ଶ  or (42) 
𝑓ଶ ൐ 5𝑓ଵ  (43) 
 
Typically, the resonant frequency f1 is pre-determined by 
wireless power transmitter design. If equation (42) is applied, 
the buck converter has to operate at a low frequency, which 
leads to a lower power density. If equation (43) is applied, the 
buck converter has to operate at a relatively high switching 
frequency, which has a higher power loss and electromagnetic 
interference (EMI) issues. 
 
iLs Cs L
iL +
vo−Co R
S1
D3
io
D1
D2 vgs
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PWM 
Generator
+
− 
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Synchronization 
Circuit  Fig. 13. Two-stage wireless power receiver using frequency-synchronized buck 
converter. 
 
A third possible method is to synchronize the switching 
frequency f2 of the buck converter to match the resonant 
frequency f1, such that f2=f1 and fb=0. By using such a 
frequency-synchronized buck converter, the interaction 
between the two power stages that causes the beat frequency 
oscillation, is avoided. Fig. 13 shows the implementation of 
such a solution, which contains the two-stage wireless power 
receiver, an external synchronization circuit, and a PWM 
generator. The external synchronization circuit senses and 
converts the sinusoidal input iLs into a square wave Sync. The 
frequency of Sync is f1 and its sharp rising and falling edges are 
used to trigger the synchronization module of the PWM 
generator. After receiving Sync, the PWM generator generates 
frequency synchronized PWM signals for the buck converter, 
where f1 = f2 or fb=0. This solution is relatively inexpensive. 
 
IV. EXPERIMENTAL VERIFICATION 
The solution of synchronizing frequency of the buck 
converter to match the resonant frequency is chosen for 
experimental verification. The prototype of the two-stage 
wireless power receiver (see Fig. 1) and the solution (see Fig. 
13) are constructed for comparative study. The parameters and 
components of the prototype are shown in Table I. Fig. 14 
shows a photograph of the experimental setup, of which 
DSXO3024T oscilloscope, N2790A voltage probe and 1147B 
current probe are used for the measurement. 
 
TABLE I. LIST OF COMPONENTS 
Part Value / Part Number 
Ls 164 µH (d=29 cm, air core) 
Cs 3.86 nF 
CDC 1 µF 
L 33 µH 
Co 50 µF 
R 6 Ω 
Duty ratio D 50% 
Gate Driver ADuM3223 
Synchronization 
circuit 
AS-100 (Current Transformer) 
LM 393P (Comparator) 
MOSFET TK56A12N1 
Diodes (D1, D2, D3) TK56A12N1 
PWM generator TMS320F28335 
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 Fig. 14. Photograph of the prototype and the experimental setup. 
 
A. Time-Domain Performance 
Fig. 15 shows the key waveforms of the two-stage wireless 
power receiver, where f1 and f2 are 200 kHz and 182 kHz, 
respectively. From Fig. 15(a), it is observed that vo and vDC 
contain an oscillation of 18 kHz, which shows the phenomenon 
of beat frequency oscillation. The peak-to-peak values of vo and 
vDC are 0.5 V and 8.38 V, respectively. Fig. 15(b) shows the 
zoom-in waveforms, in which the peak-to-peak switching 
ripples of vo and vDC are 0.25 V and 3.47 V, respectively. 
Compared with the peak-to-peak values of vo and vDC shown in 
Fig. 15(a), the peak-to-peak values of vo and vDC given in Fig. 
15(b) are increased by 100% and 141%. The peak-to-peak value 
in Fig. 15(a) is contributed by the beat frequency oscillation and 
switching ripples, while that in Fig. 15(b) is contributed solely 
by the switching ripple. Therefore, it can be concluded that the 
increment of peak-to-peak value is mainly attributed to the beat 
frequency oscillation. 
 
vo
vDC
iLs
8.38 V
0.50 V
3.05 A
56 µs
 (a) Time-domain waveforms (100 µs/div) 
0.88 V
2.51 V
2.68 A
0.67 A
vo
vDC
iLs
3.47 V
0.25 V
 (b) Zoom-in waveforms (2 µs/div) 
Fig. 15. Key waveforms of the two-stage wireless power receiver. 
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Fig. 16. Key waveforms of the two-stage wireless power receiver with 
frequency-synchronized buck converter.     
Fig. 16 shows the key waveforms of the two-stage wireless 
power receiver using the frequency-synchronized buck 
converter, where f1 and f2 are 200 kHz. Fig. 16(a) shows that the 
peak-to-peak value of vo and vDC are 0.25 V and 2.06 V, 
respectively. Fig. 16 (b) shows the zoom-in waveforms of vo 
and vDC, where the peak-to-peak switching ripples of vo and vDC 
are 0.25 V and 2.06 V respectively. The peak-to-peak values of 
the waveforms in different time scales are identical, which 
suggests that the waveforms in both Fig. 16(a) and (b) contain 
only the switching ripple and not the beat frequency oscillation. 
Additionally, as compared to the case without frequency 
synchronization (waveforms in Fig. 15(a)), the peak-to-peak 
values of vo and vDC in this case have been reduced by 50% and 
75%, respectively. 
 
B. Frequency-Domain Performance 
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Fig. 17. Time-domain waveform and normalized frequency spectrum of vDC of 
the two-stage wireless power receiver without frequency synchronization (in 
blue) and with frequency synchronization (in red). 
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Fig. 17 shows the time-domain waveform and normalized 
frequency spectrum of vDC of the two-stage wireless power 
receiver for the case of not having frequency synchronization 
(in blue) and that with frequency synchronization (in red). From 
Fig. 17(a), the DC components are 10.56 V (blue) and 9.93 V 
(red), respectively. From Fig. 17(b), the normalized spectrum 
of vDC without frequency synchronization (in blue) shows an 
amplitude of −12 dB at 1800 Hz, while that with frequency 
synchronization (in red) has an amplitude of −64 dB at 1800 Hz. 
This shows that frequency synchronization has reduced the beat 
frequency component on the DC-link capacitor by 50 dB.  
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Fig. 18. Time-domain waveform and normalized frequency spectrum of vo of 
the two-stage wireless power receiver without frequency synchronization (in 
blue) and with frequency synchronization (in red). 
 
Fig. 18 shows the corresponding time-domain waveform and 
normalized frequency spectrum of vo. The DC component of vo 
is 5.25 V (blue) and 5.21 V (red), respectively. With frequency 
synchronization, the voltage ripple is reduced (see Fig. 18(a)). 
The beat frequency component is suppressed from −32 dB to 
−75 dB with the use of frequency synchronization (see Fig. 
18(b)). Moreover, note that the amplitude of both vDC and vo 
over the entire frequency spectrum of 2000 Hz to 250 kHz are 
lower with frequency synchronization. This shows that not only 
is the beat frequency oscillation suppressed, but the frequency 
performance is improved with such a solution. Such an 
improvement facilitates the use of smaller EMI filters. 
Fig. 19 shows the plots of the amplitude of the beat frequency 
oscillation versus the beat frequency. These curves show that 
the model and the experimental results are close. As expected, 
the beat frequency oscillation becomes pronounced around the 
critical frequency. The small difference at the peak is due to the 
tolerance and equivalent series resistance of the reactive 
components. These results suggest that the model is effective 
and accurate in describing the beat frequency oscillation. 
 
  
(a) Amplitude of beat frequency oscillation on DC-link capacitor CDC 
 
(b) Amplitude of beat frequency oscillation on output capacitor Co 
Fig. 19. Plots of the amplitude of beat frequency oscillation on DC-link 
capacitor and output capacitor versus the beat frequency. 
 
V. CONCLUSIONS 
In this paper, the two-stage wireless power receiver system 
with consideration to the beat frequency oscillation is modelled 
and analyzed. Various possible solutions on alleviating this 
oscillation are briefly discussed. Experimental results verifying 
the presence of beat frequency oscillation in the two-stage 
wireless power receiver have been provided. Experimental 
verification on the solution of using a frequency-synchronized 
buck converter in alleviating the beat frequency oscillation has 
also been provided. Both time-domain and frequency-domain 
comparative studies suggest that the solution effectively 
alleviates the beat frequency oscillation.  
 
APPENDIX 
(A) Design of DC-Link Capacitor  
The DC-link voltage vDC is governed by 
𝐶஽஼ 𝜕𝑣஽஼ሺ𝑡ሻ𝜕𝑡 ൌ 𝑖௥ሺ𝑡ሻ െ 𝑠௦௪ሺ𝑡ሻ𝑖௅ሺ𝑡ሻ (A1) In the analysis, two extremes cases are considered. 
The first extreme case happen if  ௡௙భ ൏ 𝑡 ൑
௡ା଴.ହ
௙భ , 𝑛 ∈ ℤ  and 
 ௠ା஽௙మ ൏ 𝑡 ൑
௠ାଵ
௙మ , 𝑚 ∈ ℤ. Eq. (A1) is simplified as 
𝐶஽஼ 𝜕𝑣஽஼ሺ𝑡ሻ𝜕𝑡 ൌ 𝐼௅௦ 𝑠𝑖𝑛ሺ2𝜋𝑓ଵ𝑡ሻ (A2) During this period the ripples can be derived as 
2∆𝑣஽஼ሺ𝑡ሻ ൌ
׬ 𝐼௅௦ 𝑠𝑖𝑛ሺ2𝜋𝑓ଵ𝑡ሻ 𝑑𝑡
௡ା଴.ହ
௙భ௡
௙భ
𝐶஽஼ ൏ 𝑥஽஼𝑉஽஼ಬబಭ 
(A3) 
And finally, the DC-link capacitor is designed as 
𝐶஽஼ ൐ 𝐼𝐿𝑠2𝑥𝐷𝐶𝑉𝐷𝐶൏0൐𝜋𝑓1 (A4) 
The second extreme case happen if ௡ା଴.ହ௙భ ൏ 𝑡 ൑
௡ାଵ
௙భ , 𝑛 ∈ ℤ and 
 ௠௙మ ൏ 𝑡 ൑
௠ା஽
௙మ , 𝑚 ∈ ℤ. Eq. (A1) is simplified as 
𝐶஽஼ 𝜕𝑣஽஼ሺ𝑡ሻ𝜕𝑡 ൌ െ𝑠௦௪ሺ𝑡ሻ𝑖௅ሺ𝑡ሻ (A5) During this period the ripples can be derived as 
2∆𝑣஽஼ሺ𝑡ሻ ൌ 𝐷𝑖௅ሺ𝑡ሻ𝐶஽஼𝑓ଶ ൏ 𝑥஽஼𝑉஽஼ಬబಭ (A6) And finally, the DC-link capacitor is designed as 
𝐶஽஼ ൐ 𝐷2𝑥஽஼𝑅𝑓2
 (A7) 
To summarize these two extreme cases, one may conclude that 
𝐶஽஼ ൐ max ቊ 𝐼௅௦2𝑥஽஼𝑉஽஼ಬబಭ𝜋𝑓1
, 𝐷2𝑥஽஼𝑅𝑓2
ቋ (A8) 
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(B) Design of Output Capacitor 
Since the beat frequency oscillation is transferred from the DC-
link capacitor to output capacitor. The LC low-pass filter of the 
buck converter can alleviate the oscillation. Consequently, the 
corner frequency of the low-pass filter should be less than the 
beat frequency component. i.e. 
1
2𝜋ඥ𝐿𝐶௢
൏ 𝑓𝑏 (B1) 
Consequently, the output capacitor can be designed as 
𝐶௢ ൐ 14𝜋ଶ𝑓𝑏2𝐿 (B2)  
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